bernd
/
smart-home
Watch 1
Star 0
Fork 0
Code Issues 1 Pull Requests 0 Releases 0 Wiki Activity
Browse Source

Fix register struct definitions

Bernd Gottschlag 5 years ago
parent
5ee6bbbf1a
commit
45f19e8c43
1 changed files with 29 additions and 29 deletions
Unified View Show Diff Stats
  1. 29
    29
      weather-sensor/firmware/nrf24l01_definitions.h

+ 29
- 29
weather-sensor/firmware/nrf24l01_definitions.h View File

37 
 	uint8_t byte;
 37 
 	uint8_t byte;
38 
 	struct
 38 
 	struct
39 
 	{
 39 
 	{
40 
-		 uint8_t RESERVED    : 1;
41 
-		 uint8_t MASK_RX_DR  : 1;
42 
-		 uint8_t MASK_TX_DS  : 1;
43 
-		 uint8_t MASK_MAX_RT : 1;
44 
-		 uint8_t EN_CRC      : 1;
45 
-		 uint8_t CRCO        : 1;
46 
-		 uint8_t PWR_UP      : 1;
47 
-		 uint8_t PRIM_RX     : 1;
40 
+		uint8_t PRIM_RX     : 1;
41 
+		uint8_t PWR_UP      : 1;
42 
+		uint8_t CRCO        : 1;
43 
+		uint8_t EN_CRC      : 1;
44 
+		uint8_t MASK_MAX_RT : 1;
45 
+		uint8_t MASK_TX_DS  : 1;
46 
+		uint8_t MASK_RX_DR  : 1;
47 
+		uint8_t RESERVED    : 1;
48 
 	}bits;
 48 
 	}bits;
49 
 }CONFIG_REGISTER;
 49 
 }CONFIG_REGISTER;
50
50
54 
 	uint8_t byte;
 54 
 	uint8_t byte;
55 
 	struct
 55 
 	struct
56 
 	{
 56 
 	{
57 
-		 uint8_t RESERVED : 2;
58 
-		 uint8_t ENAA_P5  : 1;
59 
-		 uint8_t ENAA_P4  : 1;
60 
-		 uint8_t ENAA_P3  : 1;
61 
-		 uint8_t ENAA_P2  : 1;
62 
-		 uint8_t ENAA_P1  : 1;
63 
-		 uint8_t ENAA_P0  : 1;
57 
+		uint8_t ENAA_P0  : 1;
58 
+		uint8_t ENAA_P1  : 1;
59 
+		uint8_t ENAA_P2  : 1;
60 
+		uint8_t ENAA_P3  : 1;
61 
+		uint8_t ENAA_P4  : 1;
62 
+		uint8_t ENAA_P5  : 1;
63 
+		uint8_t RESERVED : 2;
64 
 	}bits;
 64 
 	}bits;
65 
 }EN_AA_REGISTER;
 65 
 }EN_AA_REGISTER;
66
66
70 
 	uint8_t byte;
 70 
 	uint8_t byte;
71 
 	struct
 71 
 	struct
72 
 	{
 72 
 	{
73 
-		 uint8_t RESERVED : 2;
74 
-		 uint8_t ERX_P5   : 1;
75 
-		 uint8_t ERX_P4   : 1;
76 
-		 uint8_t ERX_P3   : 1;
77 
-		 uint8_t ERX_P2   : 1;
78 
-		 uint8_t ERX_P1   : 1;
79 
-		 uint8_t ERX_P0   : 1;
73 
+		uint8_t ERX_P0   : 1;
74 
+		uint8_t ERX_P1   : 1;
75 
+		uint8_t ERX_P2   : 1;
76 
+		uint8_t ERX_P3   : 1;
77 
+		uint8_t ERX_P4   : 1;
78 
+		uint8_t ERX_P5   : 1;
79 
+		uint8_t RESERVED : 2;
80 
 	}bits;
 80 
 	}bits;
81 
 }EN_RXADDR_REGISTER;
 81 
 }EN_RXADDR_REGISTER;
82
82
86 
 	uint8_t byte;
 86 
 	uint8_t byte;
87 
 	struct
 87 
 	struct
88 
 	{
 88 
 	{
89 
-		 uint8_t RESERVED : 6;
90 
 		 uint8_t AW : 2;
 89 
 		 uint8_t AW : 2;
90 
+		 uint8_t RESERVED : 6;
91 
 	}bits;
 91 
 	}bits;
92 
 }SETUP_AW_REGISTER;
 92 
 }SETUP_AW_REGISTER;
93
93
101 
 	uint8_t byte;
 101 
 	uint8_t byte;
102 
 	struct
 102 
 	struct
103 
 	{
 103 
 	{
104 
-		 uint8_t ARD : 4;
105 
 		 uint8_t ARC : 4;
 104 
 		 uint8_t ARC : 4;
105 
+		 uint8_t ARD : 4;
106 
 	}bits;
 106 
 	}bits;
107 
 }SETUP_RETR_REGISTER;
 107 
 }SETUP_RETR_REGISTER;
108
108
112 
 	uint8_t byte;
 112 
 	uint8_t byte;
113 
 	struct
 113 
 	struct
114 
 	{
 114 
 	{
115 
-		 uint8_t RESERVED : 1;
116 
 		 uint8_t RF_CH : 7;
 115 
 		 uint8_t RF_CH : 7;
116 
+		 uint8_t RESERVED : 1;
117 
 	}bits;
 117 
 	}bits;
118 
 }RF_CH_REGISTER;
 118 
 }RF_CH_REGISTER;
119
119
123 
 	uint8_t byte;
 123 
 	uint8_t byte;
124 
 	struct
 124 
 	struct
125 
 	{
 125 
 	{
126 
-		 uint8_t RESERVED  : 3;
127 
-		 uint8_t PLL_LOCK  : 1;
128 
-		 uint8_t RF_DR     : 1;
129 
-		 uint8_t RF_PWR    : 2;
130 
 		 uint8_t LNA_HCURR : 1;
 126 
 		 uint8_t LNA_HCURR : 1;
127 
+		 uint8_t RF_PWR    : 2;
128 
+		 uint8_t RF_DR     : 1;
129 
+		 uint8_t PLL_LOCK  : 1;
130 
+		 uint8_t RESERVED  : 3;
131 
 	}bits;
 131 
 	}bits;
132 
 }RF_SETUP_REGISTER;
 132 
 }RF_SETUP_REGISTER;
133
133

Write Preview
Loading…
Cancel
Save